Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform

Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform

Brilliant Engineering (BEN)
Volume 1 - Issue 1 - January 2020

Bahadır ÖZKILBAÇ Tevhit KARACALI

Abstract

FPGAs have capabilities such as low power consumption, multiple I/O pins, and parallel processing. Because of these capabilities, FPGAs are commonly used in numerous areas that require mathematical computing such as signal processing, artificial neural network design, image processing and filter applications. From the simplest to the most complex, all mathematical applications are based on multiplication, division, subtraction, addition. When calculating, it is often necessary to deal with numbers that are fractional, large or negative. In this study, the Arithmetic Logic Unit (ALU), which uses multiplication, division, addition, subtraction in the form of IEEE754 32-bit floating-point number used to represent fractional and large numbers is designed using FPGA part of the Xilinx Zynq-7000 integrated circuit. The programming language used is VHDL. Then, the ALU designed by the ARM processor part of the same integrated circuit was sent by the commands and controlled.

Keywords

FPGA, ALU, IEEE754 Floating-Point Numbers, ARM, VHDL
https://doi.org/10.36937/ben.2020.001.005